Edit: verilog.syntax